Design Engineer
VetcoveFull Time
Mid-level (3 to 4 years)
Key technologies and capabilities for this role
Common questions about this position
This information is not specified in the job description.
This information is not specified in the job description.
Candidates need 5+ years in advanced IC package design including CoWoS, proven experience in substrate layout and large BGA packages (>4000 balls) with >20GHz signaling and >500W, strong knowledge of stiffener design, warpage mitigation, and proficiency in tools like Cadence APD/SIP and Mentor. A Bachelor’s or Master’s in Electrical or Mechanical Engineering or related field is required.
This information is not specified in the job description.
The strongest candidates have extensive hands-on experience with CoWoS or equivalent advanced packaging, large-scale BGA designs exceeding 4000 balls with high signaling and power requirements, and expertise in warpage mitigation and tools like Cadence APD/SIP.
Develops servers for transformer inference
The company specializes in developing powerful servers for transformer inference, utilizing transformer architecture integrated into their chips to achieve highly efficient and advanced technology. The main technologies used in the product are transformer architecture and advanced chip integration.