Post Silicon Validation Engineer
GroqFull Time
Mid-level (3 to 4 years), Senior (5 to 8 years)
Key technologies and capabilities for this role
Common questions about this position
This information is not specified in the job description.
This information is not specified in the job description.
Candidates need a minimum of 10-12 years of ATE experience developing test programs for server, client/mobile, or HPC products, hands-on experience with ATE test equipment like Advantest SMT8 writing Scan/Mbist/PHY tests, and strong understanding of hardware design requirements including CPM/IBIS models and SI/PI simulation.
This information is not specified in the job description.
Strong candidates will have 10-12+ years of ATE experience, hands-on expertise with platforms like Advantest 93K or Teradyne Uflex, leadership experience managing test engineer teams and OSATs, plus prior DfT experience; excellent problem-solving, communication, and organizational skills are essential.
Develops custom RISC-V server solutions
Rivos develops high-performance and power-efficient server solutions using RISC-V, an open-source hardware instruction set architecture. Their custom hardware is designed to meet the specific needs of enterprise clients, including data centers and cloud service providers, who require reliable systems for extensive data processing and storage. Rivos stands out in the competitive server market by utilizing RISC-V technology, which allows for greater flexibility and customization compared to traditional proprietary solutions. This enables Rivos to offer tailored and cost-effective products. The company generates revenue by selling specialized servers and may also provide related services like hardware support and consulting. Rivos aims to address the unique demands of high-performance computing environments while ensuring security and efficiency.