Sr. ASIC Design Verification Engineer
GroqFull Time
Senior (5 to 8 years)
Key technologies and capabilities for this role
Common questions about this position
The role involves leading a team of ASIC design engineers for RTL design of IPs, subsystems, and SOCs, developing project schedules, managing resources and budgets, providing technical leadership in microarchitecture and design methodologies, optimizing designs for performance, power, and area, and driving collaboration with partner teams.
The role requires proven technical expertise in advanced ASIC design flows, leadership in execution, scheduling, cross-functional coordination, RTL design of IPs, subsystems and SOCs, defining microarchitecture specifications, design methodologies, and optimizing for performance, power, and area goals.
This information is not specified in the job description.
This information is not specified in the job description.
The role reports to the Senior Director, ASIC Engineering, and involves managing a team of high performing ASIC design engineers.
Optical interconnects for high-performance computing
Celestial AI focuses on high-performance computing for hyperscale data centers with its technology called Photonic Fabric™, an optical compute interconnect. This technology reduces DRAM requirements by up to 35% and lowers power consumption while increasing bandwidth capacity, which is essential for multi-tenant cloud environments. Additionally, it allows for the disaggregation of High Bandwidth Memory (HBM) using optics instead of traditional connections. The goal is to provide optical connectivity that supports advancements in Generative AI and complex workloads.