Key technologies and capabilities for this role
Common questions about this position
Yes, this is a remote position.
This information is not specified in the job description.
A minimum of 5 years experience in system-level board design is required, along with proficiency in schematic capture and PCB layout tools from Cadence, Altium, and others, working knowledge of Allegro layout tool, and knowledge of power architecture including DC/DC POL converters. A Bachelor’s in Electrical Engineering is required, with a Master’s preferred.
The culture emphasizes innovation, trusted relationships with hyperscalers and the data center ecosystem, proactive problem-solving with a 'do what it takes' attitude, and collaboration across teams including ASIC Engineering, manufacturing, customer engagement, and post-production support.
Strong candidates have at least 5 years of system-level board design experience, expertise with Cadence, Altium, and Allegro tools, knowledge of power architecture, innovative thinking, and a proactive 'do what it takes' attitude to contribute across design stages and customer interactions.
Semiconductor connectivity solutions for AI infrastructure
Astera Labs provides semiconductor-based connectivity solutions aimed at improving the performance of cloud and artificial intelligence (AI) infrastructure. Their products, which include PCIe, CXL, and Ethernet solutions, are designed to facilitate high-speed data transfer, addressing the 'memory wall' issue that can limit computing performance. The company serves clients in the growing cloud AI market, including data centers and businesses that depend on AI and cloud applications. Unlike many competitors, Astera Labs has been recognized for its contributions to the semiconductor industry, being a finalist for the Global Semiconductor Alliance's Most Respected Private Semiconductor Company award. The goal of Astera Labs is to enhance the efficiency and speed of data transfer in modern computing environments, positioning itself as a leader in the semiconductor sector.