Senior Electrical Product Engineer
NVIDIASalary not specified
Not SpecifiedCompensation
Senior (5 to 8 years)Experience Level
Full TimeJob Type
UnknownVisa
Networking, SemiconductorsIndustries
Requirements
- 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains
- Deep understanding of fault models: stuck-at, transition, path-delay
- Expertise in scan compression, ATPG, and MBIST architecture
- Experience with Siemens Tessent tools: SSN, JTAG, IJTAG, MBIST, and memory repair
- Proficiency with Synopsys tools: DFT Compiler, DFTMAX, Tetramax, Design Compiler
- Simulation experience with Synopsys VCS and Cadence NC-Verilog
- Timing analysis using PrimeTime and Cadence Tempus
- Able to define test constraints and review STA reports to ensure timing closure in test modes
- Debugging with waveform tools such as Novas and SimVision
- Familiarity with ATE pattern formats (STIL, WGL) and JTAG SVF
- Strong scripting skills in Perl and Tcl for automation and analysis
- Preferred Qualifications
- Experience in silicon bring-up and system-level failure analysis for advanced process nodes (3nm and below)
- Familiarity with high-speed networking protocols and system-level test strategies
- Exposure to yield analysis and production test optimization
Responsibilities
- Define and implement DFT architecture for high-performance networking ASICs at 3nm and beyond
- Collaborate with RTL and physical design teams to integrate scan, compression, boundary scan, and MBIST features
- Develop and validate ATPG patterns for stuck-at, transition, and path-delay fault models
- Analyze and resolve DFT-related issues including ATPG DRC violations, simulation mismatches, and timing violations
- Apply test constraints and perform STA analysis to ensure timing closure in test modes
- Support silicon bring-up and ATE pattern validation using industry-standard formats (STIL, WGL, SVF)
- Conduct silicon failure analysis and contribute to system-level debug and yield improvement
- Automate DFT flows and analysis using scripting languages such as Perl and Tcl
Skills
Key technologies and capabilities for this role
Questions & Answers
Common questions about this position
What is the work arrangement for this role?
This role is designed as ‘Hybrid’ with an expectation to work on average 2 days per week from an HPE office.
What salary or compensation is offered for this position?
This information is not specified in the job description.
What are the key required skills for this DFT Engineer role?
Candidates need 10+ years of hands-on DFT experience in ASIC design, deep understanding of fault models (stuck-at, transition, path-delay), expertise in scan compression, ATPG, and MBIST architecture, experience with Siemens Tessent and Synopsys tools, and proficiency in scripting languages like Perl and Tcl.
What is the company culture like at HPE?
HPE's culture thrives on finding new and better ways to accelerate what’s next, values varied backgrounds, offers flexibility to manage work and personal needs, embraces bold moves together, and supports career growth.
What experience makes a strong candidate for this ASIC Engineer role?
A strong candidate has 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains, with expertise in specific tools like Siemens Tessent and Synopsys suites.
Hewlett Packard Enterprise
Provides enterprise IT solutions and services
About Hewlett Packard Enterprise
Hewlett Packard Enterprise provides enterprise IT solutions with a focus on cloud services, artificial intelligence, and edge computing. Their products include HPE Ezmeral for managing containers, HPE GreenLake for cloud services, and HPE Aruba for networking. These solutions help businesses improve their performance and adapt to digital changes. HPE's business model includes selling hardware, software, and services, as well as offering subscription-based services and long-term contracts. What sets HPE apart from competitors is its commitment to open-source projects and its active developer community, which supports collaboration and innovation. The company's goal is to empower organizations to transform digitally and optimize their operations.
Houston, TexasHeadquarters
1939Year Founded
IPOCompany Stage
Hardware, Enterprise Software, AI & Machine LearningIndustries
10,001+Employees
Risks
Integration challenges with Juniper Networks may delay AI-driven networking benefits.
Competition from startups like Flywheel could impact HPE's AI and cloud services.
HPE's acquisition strategy may strain resources and distract from core operations.
Differentiation
HPE's GreenLake offers a unique hybrid cloud platform for diverse IT environments.
HPE Ezmeral provides advanced container management, enhancing enterprise AI and analytics capabilities.
HPE's Aruba solutions integrate cloud security and networking for seamless, secure connectivity.
Upsides
HPE's acquisition of Juniper Networks boosts AI-driven innovation in networking.
OpsRamp acquisition enhances HPE's IT management with AI-based automation capabilities.
Axis Security integration strengthens HPE's cloud security offerings with SASE solutions.
Related Jobs
RemoteRemoteDesign Engineer
VetcoveSalary not specified
Full Time
Mid-level (3 to 4 years)
RemoteMachine Learning Test Engineer, Transformers team - US Remote
Hugging FaceSalary not specified
RemoteSenior QA Engineer
Flock SafetySalary not specified
RemoteSr. ASIC Design Verification Engineer
GroqSalary not specified
- Full Time
- Senior (5 to 8 years)
RemoteTest Automation Engineer
TailscaleSalary not specified
- Full Time
- Junior (1 to 2 years)
RemotePost Silicon Validation Engineer
GroqSalary not specified
- Full Time
- Mid-level (3 to 4 years), Senior (5 to 8 years)